VCSBC nano Z Family
Overview
Technical Data
Docs

VCSBC nano Z Family

Technical Data

VCSBC nano Z

Sensor, processor and interfaces on a single board

wdt_ID Model Sensor Resolution (Pixel) FPS View all data Order from Pixel Size Shutter Integration Aufnahme Prozessor RAM Flash-EPROM Dig. I/Os Trigger I/Os Schnittstellen Spannung Stromaufnahme Abmessungen
1 VCSBCnano Z 0010 1/4″ CMOS Sensor, Teledyne e2v 736 x 480 134 Send request! 4.5(H) µm x 4.5(V) µm High-speed: 34 µs + in steps of 34 µs. Low-speed: up to 2 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 10-30 V DC 3 W approx. 40 mm x 65 mm
2 VCSBCnano Z 0011 1/1.8″ CMOS Sensor, Teledyne e2v 1280 x 1024 63 Send request! 5,3(H) µm x 5,3(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 10-30 V DC 3 W approx. 40 mm x 65 mm
4 VCSBCnano Z 0015 1/1.8″ CMOS Sensor, Teledyne e2v 1600 x 1200 55 Send request! 4,5(H) µm x 4,5(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 10-30 V DC 3 W approx. 40 mm x 65 mm
5 VCSBCnano Z 0252 1/1.8″ CMOS Sensor, SONY 2048 x 1536 88 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 mm x 65 mm
6 VCSBCnano Z 0273 1/2.9″ CMOS Sensor, SONY 1440 x 1080 174 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 mm x 65 mm
7 VCSBCnano Z 0392 1/2.3″ CMOS Sensor, SONY 1920 x 1200 118 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 2,4 approx. 40 mm x 65 mm
Resolution (Pixel)

VCSBC nano Z-RH

Even more flexible integration with external image sensor (remote head)

wdt_ID Model Sensor Resolution (Pixel) FPS View all data Order from Pixel Size Shutter Integration Aufnahme Prozessor RAM Flash-EPROM Dig. I/Os Trigger I/Os Schnittstellen Spannung Stromaufnahme Abmessungen
1 VCSBCnano Z-RH 0010 1/4″ CMOS Sensor, Teledyne e2v 736 x 480 134 Send request! 6.0(H) µm x 6.0(V) µm High-speed: 34 µs + in steps of 34 µs. Low-speed: up to 2 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 10-30 V DC 3 W approx. 40 mm x 65 mm
2 VCSBCnano Z-RH 0011 1/1.8″ CMOS Sensor, Teledyne e2v 1280 x 1024 53 Send request! 5,3(H) µm x 5,3(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 20-30 V DC 3 W approx. 40 mm x 65 mm
4 VCSBCnano Z-RH 0015 1/1.8″ CMOS Sensor, Teledyne e2v 1600 x 1200 55 Send request! 4,5(H) µm x 4,5(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 20-30 V DC 3 W approx. 40 mm x 65 mm
5 VCSBCnano Z-RH 0252 1/1.8″ CMOS Sensor, SONY 2048 x 1536 88 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
6 VCSBCnano Z-RH 0273 1/2.9″ CMOS Sensor, SONY 1440 x 1080 174 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
7 VCSBCnano Z-RH 0392 1/2.3″ CMOS Sensor, SONY 1920 x 1200 118 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 2,4 approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
8 VCSBCnano Z-RH 0012 1/2.5″ CMOS Sensor, ON Semiconductor 2592 x 1944 11 Send request! 2.2(H) x 2.2(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (AOI) Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 Trigger Eingang (opto-decoupled) und 1 Blitztrigger Ausgang (open collector) Ethernet 1Gbit, serial RS232, I²C 24 V +/-20 % DC 2,4 W 40 x 50 mm CPU-Platine & 18 x 23,5 mm Sensor-Platine
Resolution (Pixel)

VCSBC nano Z-RH-2

Two image sensors (remote head) for stereo vision with FPGA module

wdt_ID Model Sensor Resolution (Pixel) FPS View all data Order from Pixel Size Shutter Integration Aufnahme Prozessor RAM Flash-EPROM Dig. I/Os Trigger I/Os Schnittstellen Spannung Stromaufnahme Abmessungen
1 VCSBCnano Z-RH-2 0010 1/4″ CMOS Sensor, Teledyne e2v 736 x 480 134 Send request! 6.0(H) µm x 6.0(V) µm High-speed: 34 µs + in steps of 34 µs. Low-speed: up to 2 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 10-30 V DC 3 W approx. 40 mm x 65 mm
2 VCSBCnano Z-RH-2 0011 1/1.8″ CMOS Sensor, Teledyne e2v 1280 x 1024 53 Send request! 5,3(H) µm x 5,3(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 20-30 V DC 3 W approx. 40 mm x 65 mm
4 VCSBCnano Z-RH-2 0015 1/1.8″ CMOS Sensor, Teledyne e2v 1600 x 1200 55 Send request! 4,5(H) µm x 4,5(V) µm High-speed: 15 µs + in steps of 15 µs. Low-speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 20-30 V DC 3 W approx. 40 mm x 65 mm
5 VCSBCnano Z-RH-2 0252 1/1.8″ CMOS Sensor, SONY 2048 x 1536 88 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
6 VCSBCnano Z-RH-2 0273 1/2.9″ CMOS Sensor, SONY 1440 x 1080 174 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 4,5 W approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
7 VCSBCnano Z-RH-2 0392 1/2.3″ CMOS Sensor, SONY 1920 x 1200 118 Send request! 3,45(H) µm x 3,45(V) µm High-Speed: 15 µs + steps of 15 µs. Low-Speed: up to 1 s adjustable integration time Global Shutter Programmkontrollierter oder externer High-Speed Trigger, Vollbild & partieller Scan (ROI), Aufnahme jitterfrei Dual-core ARM Cortex-A9 with 2 x 866 MHz and integrated FPGA 512 MB DDR-SDRAM 16 GB flash memory (nonvolatile) 12 programmable I/Os 1 trigger input (opto-decoupled), 1 flash trigger output (open collector) Ethernet 1Gbit, serial RS232, I²C 12-24 V DC 2,4 approx. 40 x 50 mm CPU board, 23 x 35 mm sensor board
Resolution (Pixel)

You are looking for an individual board camera with sensor, processor and interfaces as desired?
Talk to us

Are you ready for a smart future?

Welcome to the inventor of the smart camera!

PDF Download

Download our latest PDF brochure.
Download

Registration

Hands-on Workshop: FPGA Programming for Embedded Vision

23.04.2024

9:30 – 17:00 Uhr

Ettlingen near Karlsruhe

149 € per participation

Don't miss any more VC news

Sign up for our newsletter and be the first to know all our updates!